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1 
Abstract— This paper presents a novel three-phase DC-link 
multilevel inverter topology with reduced number of input DC 
power supplies. The proposed inverter consists of series-connected 
half-bridge modules to generate the multilevel waveform and a 
simple H-bridge module, acting as a polarity generator. The 
inverter output voltage is transferred to the load through a three-
phase transformer, which facilitates a galvanic isolation between 
the inverter and the load. The proposed topology features many 
advantages when compared with the conventional multilevel 
inverters proposed in the literatures. These features include 
scalability, simple control, reduced number of DC voltage sources 
and less devices count. A simple sinusoidal pulse-width modulation 
technique is employed to control the proposed inverter. The 
performance of the inverter is evaluated under different loading 
conditions and a comparison with some existing topologies is also 
presented. The feasibility and effectiveness of the proposed 
inverter are confirmed through simulation and experimental 
studies using a scaled down low-voltage laboratory prototype. 
 
Index Terms— Hybrid multilevel inverter; DC-link inverter; 
half-bridge module; symmetric DC voltage supply. 
I. INTRODUCTION 
ULTILEVEL inverters have received great attention 
from both academia and industry in the past few decades 
due to their distinctive features compared to their conventional 
two-level counterparts [1, 2].  These include, lower switching 
losses and stress on the semiconductor devices, high quality 
output waveforms, reduced electromagnetic interference and 
smaller filtering requirements [3-6]. Cascaded Multilevel 
Inverters (CMLI) have received special preference in various 
industrial applications, especially, renewable energy 
integration [5, 7, 8]. This is particularly because of their 
modularity and redundancy features along with the absence of 
complicated capacitor voltage balancing issue, which is a 
common problem with other topologies such as diode and 
capacitor clamped inverters [9-11]. Several variations of CMLI 
circuit topology have been documented in the open literature, 
aiming to increase the attained voltage levels, which ultimately 
 
 
 
 
 
 
 
 
improve the quality of the output waveform [12]. Hybrid (or 
else known as asymmetric) cascaded multilevel inverter is one 
of the proposed variations, where different input voltage levels 
are usually considered [13-16]. Reduced device count can be 
achieved with hybrid CMLIs, however lack of modularity and 
unequal voltage distribution on the power switches makes them 
unattractive for utility-grade applications. On the other hand, 
another major challenge with CMLIs is the need for 
independent isolated DC power supplies, which impose 
additional restrictions and complexity, especially when higher 
number of levels in the output voltage waveform is required. 
Several attempts have been reported in the open literature aimed 
to reduce the required number of the DC power supplies [11, 
17-19]. 
For instance, [19-21] proposed a new CMLI comprising half-
bridge cells to synthesize the unipolar staircase-shape 
waveform and a full-bridge inverter as a polarity generator. 
This has considerably reduced the devices count and the 
required number of DC power supplies compared with 
conventional multilevel inverters. Some balancing capacitors 
are utilized within the half-bridge modules to reduce the 
number of rectifiers in [19]. However as mentioned in [11], 
balancing these capacitors requires a complicated control 
scheme. An extension of the topology proposed in [20, 21] was 
recently reported in [11], where a further reduction in the 
required DC power supplies was achieved, however a possible 
extension to three-phase system was not reported. 
A modular three-phase half-bridge based CMLI is proposed 
in [22-24]. However, these topologies require a higher number 
of isolated DC-supplies, which increases the cost and 
complexity as well as the requirement for a complicated 
modulation technique. Hybrid three-phase CMLI is reported in 
[17, 18], where the cascaded half-bridge cells are connected 
with a three-phase voltage source inverter. This has 
significantly reduced the number of the semiconductor devices 
as well as the required DC supplies. However, the need for 
isolated DC power supplies could not be avoided.  
Another variation of the topologies studied in [11] was 
proposed in [25, 26], where only a single DC power supply is 
used and the other levels of the output waveform were realized 
through floating capacitors. However, it is evident that this 
topology is highly load-dependent and requires sophisticated 
capacitor voltage balancing algorithms, especially if high 
number of output voltage levels is considered. 
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2 
Multi-winding transformers are utilized in [27, 28]  to 
maximize the output voltage levels. The inverter uses only a 
single DC power supply and the secondary windings of the 
single-phase transformers are cascaded to form the multilevel 
output voltages, where the number of levels is a function of the 
transformers’ turns ratios. Although this has helped to reduce 
the required DC power supplies, the large number of single-
phase transformers makes it impractical and not attractive as the 
size and complexity increases with each additional level in the 
output voltage [11].  
In overall, the above discussion reveals that efforts have been 
made on CMLI to either reduce the device-count or DC power 
supplies or both. While the reduction of DC power supplies was 
achievable for single-phase CMLI [11], it becomes at least three 
times when extended to three-phase version [17-20, 22].  
Therefore, this paper proposes a new symmetric three-phase 
CMLI based on half-bridge cells with reduced number of DC 
power supplies. This topology can be considered as an 
extension and upgrade version of the three-phase topology 
proposed in [19, 20]. However, nearly 30% more voltage levels 
in the line voltages can be achieved by utilizing the same 
number of semiconductor devices. Furthermore, the proposed 
topology reduces nearly 67% of the rectifiers required as input 
DC supplies for the symmetric half-bridge modules. 
The rest of the paper is organized as follows: Section II 
presents the operation principle of the proposed symmetric 
CMLI along with its modulation technique. Section III presents 
and discusses selected simulation and experimentally validated 
results. Comparison between the proposed topology and 
conventional CMLI is drawn in Section IV. Finally, the work is 
concluded in Section V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
II. THE PROPOSED MULTILEVEL INVERTER AND ITS 
MODULATION STRATEGY 
Figure 1 illustrates the proposed CMLI, which consists of 
two stages. The first stage is a level generator, which generates 
the unipolar multilevel voltage waveforms by utilizing the 
cascaded half-bride modules. As shown in Fig. 1, each three 
half-bridge modules in the three-phase legs-A, B and C are fed 
from a non-isolated DC power supply. In reality, the DC-power 
supplies can be battery sources, or rectifier output terminals. 
Furthermore, the DC supplies can be equally obtained from 
photovoltaic (PV) output terminals or other renewable energy 
source. To realize constant output power and voltage for 
renewable energy sources of intermittent characteristics, some 
control algorithms such as constant voltage source mode can be 
employed [29]. It is worth noting that the half-bridge modules 
will have the same blocking voltage requirement since they are 
connected across the same DC-supply. This ensures modularity 
and simple control methods. The second stage is the polarity 
generator, which utilizes a simple full-bridge inverter to 
bipolarize the multilevel output voltage waveforms produced 
by the first stage. 
A three-phase transformer couples the outputs of the polarity 
generator with the load, providing a galvanic isolation as well 
as boosting to the output voltage. It should be noted that 
although in Fig. 1 the transformer secondary windings are 
connected in ∆, it could be also connected in Y, if required. 
Furthermore, the CMLI presented in Fig. 1 can be easily 
expanded to generate higher number of levels in the output 
voltage waveform by adding more half-bridge modules into the 
level generator. The number of levels, m in the output voltage 
of each polarity generator by utilizing n-number of half-bridge 
modules in each phase leg is given by:  
m=2n+1             (1) 
 
Considering equal input DC voltages (v1, v2,…,vn) to the n-
number of the half-bridge modules in the level generator stage, 
the input DC voltages can be written as,  
 
v1= v2,….=vn=VDC;         (2) 
 
where VDC  represents a constant value 
 
While the half-bridge modules in the level generator utilize 
low voltage, high switching frequency devices, the low 
frequency switches used in the full-bridge modules in the 
polarity generator experience a voltage stress of a magnitude 
equals to the summation of the input DC voltage sources [20]. 
Hence, the voltage stress or standing voltage, Vpg, stress on the 
polarity generator switches can be expressed as, 
 
Vpg, stress=nVDC            (3) 
 
It is to be noted that because they are operating at the 
fundamental switching frequency of 50 Hz, full-bridge modules 
do not exhibit significant switching losses. On the other side, 
state-of-the-art technology currently offers switching devices 
such as Insulated Gate Bipolar Transistors (IGBT)-module, 
FZ500R65KE3 that can withstand a collector to emitter voltage 
up to 6.5 kV [30]. Moreover, the operating voltage capacity of 
the switching devices can be extended by connecting multiple 
switches in series. A number of CMLIs topologies utilizing 
half-bridge and H-bridge modules have been implemented for 
 
Fig. 1    The proposed three-phase CMLI with two half-bridge cells per 
phase leg 
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3 
high voltage applications and can be found in the literatures [19, 
31].   The rating of the switching devices in the proposed CMLI 
can be identified according to the voltage requirement of the 
intended application. It is worth mentioning that as the three-
phase transformer is an essential component in the proposed 
topology, it will inherently fulfill the galvanic isolation 
requirement for renewable energy grid-connected applications 
[31]. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figures 2(a)-(c) show the different switching states of the 
level generator, producing different output voltage levels 
(v1+v2, v1, 0). Figure 2 (d) illustrates the generated AC output 
voltage in the polarity generator at phase leg-A, where the 
polarity generator flips the waveform in every 1800. 
The main focus of this paper is to develop a new inverter 
topology. Conventional Sinusoidal Pulse-Width Modulation 
(SPWM) technique is a well-known and easy to implement 
technique [32]. Hence, SPWM is adopted to demonstrate the 
effectiveness of the proposed topology. As shown in Fig. 3, the 
reference signals, Ref-a, Ref-b, Ref-c are the rectified 
sinusoidal waveforms with a 1200 phase shift from each other. 
These are then compared with two carrier signals (carrier-1 and 
carrier-2) to generate the required gating signals. Same 
switching signals generation logic is utilized for each phase leg. 
III. SEMICONDUCTOR LOSSES AND CONVERTER EFFICIENCY 
The semiconductor losses are considered as a crucial design 
and selection criterion for any converter circuit as they 
influence and define the required thermal management, which 
contributes to the estimation of the overall cost/volume/weight 
of the inverter. There are two dominant losses in the 
semiconductor devices; the static and the dynamic losses.  The 
on-state resistance and the forward voltage drop of the 
semiconductor devices are responsible for the conduction 
losses, while the dynamic losses are produced during the turn 
on/off actions dictated by the switching frequency of the device. 
The instantaneous conduction losses of a transistor 
(𝜎𝑐,𝑇) and a diode (𝜎𝑐,𝐷) at any instant of time (t) can be 
expressed as, 
𝜎𝑐,𝑇(𝑡) = [𝑉𝑇 + 𝑅𝑇  𝑖
𝛽(𝑡)]𝑖(𝑡)
𝜎𝑐,𝐷(𝑡) = [𝑉𝐷 + 𝑅𝐷 𝑖(𝑡)]𝑖(𝑡)
}       (4) 
where, the on-state voltage drops of the transistor and diode 
are expressed by VT and VD, respectively. The on-state 
resistances of the transistor and diode, are given by RT and RD, 
respectively. β and i(t) are the transistor amplification factor 
and a transistor or diode current at any instant of time, 
respectively. 
Hence, the average conduction losses in both, the transistor 
and the diode, denoted by Pc,T(t) and Pc,D(t), respectively are 
given by: 
𝑃𝑐,𝑇(𝑡) =
1
2𝜋
∫ [{𝑉𝑇 + 𝑅𝑇𝑖
𝛽(𝑡)}𝑖(𝑡)] 𝑑(𝜔𝑡)
2𝜋
0
𝑃𝑐,𝐷(𝑡) =
1
2𝜋
∫ [{𝑉𝐷 +𝑅𝐷 𝑖(𝑡)}𝑖(𝑡)] 𝑑(𝜔𝑡)
2𝜋
0
}     (5) 
 
The total average conduction losses can then be calculated 
from, 
𝑃𝑐(𝑡) = ∫ [{𝑁𝑇𝑟𝑎𝑛𝑠𝑖𝑠𝑡𝑜𝑟(𝑡) ∗ 𝑃𝑐,𝑇(𝑡)} + {𝑁𝐷𝑖𝑜𝑑𝑒(𝑡) ∗
2𝜋
0
𝑃𝑐,𝐷(𝑡)}]𝑑(𝜔𝑡)                (6) 
 
where NTransistor and NDiode are the number of transistors and 
diodes, respectively, in the same current path at any instant of 
time. 
 
 
 
 
 
 
 
 
 
 
Similarly, the total switching power losses of the 
semiconductor devices are calculated by the energy losses 
during turn-on (ton) and turn-off (toff) periods. The switching 
energy losses during turn-on (Eon) and turn-off (Eoff) can be 
derived from, 
𝐸𝑜𝑛 = ∫ 𝑣(𝑡)𝑖(𝑡)𝑑𝑡
𝑡𝑜𝑛
0
                                                 
= ∫ [(
𝑉𝑠𝑤
𝑡𝑜𝑛
∗ 𝑡) (−
𝐼
𝑡𝑜𝑛
) ∗ (𝑡 − 𝑡𝑜𝑛)] 𝑑𝑡
𝑡𝑜𝑛
0
=
1
6
𝑉𝑠𝑤 ∗ 𝐼 ∗ 𝑡𝑜𝑛                                            
𝐸𝑜𝑓𝑓 = ∫ 𝑣(𝑡)𝑖(𝑡)𝑑𝑡
𝑡𝑜𝑓𝑓
0
                                               
= ∫ [(
𝑉𝑠𝑤
𝑡𝑜𝑓𝑓
∗ 𝑡) (−
𝐼′
𝑡𝑜𝑓𝑓
) ∗ (𝑡 − 𝑡𝑜𝑓𝑓)] 𝑑𝑡
𝑡𝑜𝑓𝑓
0
=
1
6
𝑉𝑠𝑤 ∗ 𝐼
′ ∗ 𝑡𝑜𝑓𝑓                                            }
 
 
 
 
 
 
 
        (7) 
 
where Vsw and I, represent the off-state voltage and current of 
 
Fig. 2 Switching logics for generating different levels in the level 
generator output voltages: (a) logic for generating 2VDC, (b) logic for 
generating VDC, (c) logic for generating 0, (d) desired output in the level 
generator and polarity generator output voltage 
 
Fig. 3 Block diagram of the modulation technique 
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4 
the device, respectively. I′ represents the device current 
measured just before the device is turned off.  
 
The total switching power losses (Psw), for a time-period T 
can be calculated from, 
 
𝑃𝑠𝑤 =
1
𝑇
[∑ {(𝑁𝑜𝑛 ∗ 𝐸𝑜𝑛) + (𝑁𝑜𝑓𝑓 ∗ 𝐸𝑜𝑓𝑓)}
𝑁𝑠𝑤𝑖𝑡𝑐ℎ
1 ]   (8) 
 
where the number of turn-on and off counts of a switch in a 
cycle is given by Non and Noff; respectively. 
The overall semiconductor losses of the proposed CMLI can 
be estimated by the total conduction and switching losses of all 
used semiconductors, expressed as: 
 
𝑃𝑡𝑜𝑡𝑎𝑙_𝑙𝑜𝑠𝑠 = 𝑃𝑐(𝑡) + 𝑃𝑠𝑤       (9) 
 
If the output power is Pout, the inverter efficiency (ƞ) can be 
calculated from: 
𝜂% = (
𝑃𝑜𝑢𝑡
𝑃𝑡𝑜𝑡𝑎𝑙_𝑙𝑜𝑠𝑠+𝑃𝑜𝑢𝑡
) ∗ 100%     (10) 
 
where the output power is calculated from:  
 
𝑃𝑜𝑢𝑡 = √3 ∗
3𝑉𝑑𝑐
√2
∗
𝐼𝑙𝑖𝑛𝑒
√2
∗ 𝑃𝐹      (11) 
 
If the power factor (PF) of the connected load is nearly 0.8 
lagging, when connecting a load of 20+j15.7Ω in each phase 
leg, using (10), the output power is 98.64 watts, which gives an 
overall efficiency of about 97%. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
IV. SIMULATION AND EXPERIMENTAL RESULTS 
Fig. 4 illustrates the experimental test-rig of the proposed 
inverter, developed at the Green Electric Energy Park (GEEP), 
Curtin University [33]. On the other hand, simulation analysis 
is carried out using the Matlab/Simulink software package. The 
main parameters of the inverter prototype are summarized in 
Table 1. The input DC voltages from the ‘GW Laboratory DC 
power supplies GPS-3030’ are set to provide a constant DC 
voltage of 60V, i.e. (v1=v2=60 volts). Both, the level generator 
and polarity generator stages require twelve IGBTs, each. A 
digital signal processor (DSP), TMS320F2812 is used to 
generate the real time switching gate signals. The gate signals 
from the DSP are connected to the IGBT gates through 24-gate 
drive circuits. The role of gate drive circuits is to isolate the 
common ground of the DSP output gate pulses and boost-up 
their magnitudes to nearly 15 volts. As shown in Fig. 4, there 
are two printed circuit boards comprising 24-gate drive circuits 
for the 24 IGBTs in the level generator and polarity generator 
stages.  
In this paper, the conventional SPWM modulation strategy is 
considered with a carrier frequency of 4kHz for both, 
simulation and experimental studies. The modulation index 𝑀𝑖 
is expressed as [32]. 
𝑀𝑖 =
𝐴𝑚
(𝑁𝑝−1)𝐴𝑐
             (12) 
where Am is the magnitude of the reference sine waveform 
and AC is the magnitude of the carrier signal. Modulation index, 
Mi  has an influence on the magnitude of the output line voltages 
and line currents [32]. The output of the polarity generator is 
connected to the primary of a three-phase isolation transformer 
with a turn ratio of 1:1, as shown in Fig. 4. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
As previously mentioned, the secondary side of the transformer 
can be connected in either ∆ or Y. The output line voltages can 
therefore be presented by (13) or (14) for ∆ or Y connection, 
respectively. 
TABLE I 
PROPERTIES SYSTEM SPECIFICATIONS OF THE PROPOSED INVERTER 
Input DC sources (v1, v2) 60V each 
Carrier frequency 4 kHz 
Switching controller TMS320F2812 
Ratings of IGBT HGTG20N60B3D 
Magnitudes of the line voltages 270V (peak) 
Number of levels in line voltages 13 
 
 
 
Fig. 4 Experimental test-rig setup 
 
 
Fig. 5 Simulation results of the output line voltages and line currents for 
(a) load of nearly 0.8–lagging power factor and (b) load of nearly unity 
power factor 
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[
𝑉𝑅𝑆
𝑉𝑆𝑇
𝑉𝑇𝑆
] =
1
3
[
2 −1 −1
−1 2 −1
−1 −1 2
] [
𝑉𝐶1𝐶2
𝑉𝐵1𝐵2
𝑉𝐴1𝐴2
]           (13) 
 
[
𝑉𝑅𝑆
𝑉𝑆𝑇
𝑉𝑇𝑆
] = [
1 −1 0
0 1 −1
−1 0 1
] [
𝑉𝐶1𝐶2
𝑉𝐵1𝐵2
𝑉𝐴1𝐴2
]       (14) 
 
The performance of the proposed inverter under various 
loading conditions is assessed as elaborated in the following 
case studies.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
A. Case study 1: The impact of load power factor 
Fig. 5 shows the simulation results of the line voltage and line 
current waveforms of the proposed inverter under load power 
factor of nearly 0.8 (lagging) and unity power factor, when each 
phase leg is connected with balanced inductive loads of 
(20+j15.7Ω) and (20+j1.57Ω), respectively. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
On the other hand, Figs. 6 and 7 illustrate different 
experimental results for nearly 0.8 lagging and unity power 
factor loads, respectively. Tektronix TPS2014B digital storage 
oscilloscope is utilized for capturing the experimental 
waveforms and displaying their harmonic spectrums. It is worth 
mentioning that, no harmonic filters were utilized while taking 
the results. Figs. 6(a) and 7(a) illustrate the experimental gating 
signals for both, the level generator and polarity generator 
switches, Sa11, Sa21, Ga1, Ga2 in phase leg-A. The corresponding 
level generator output voltage (Va1a2), the polarity generator 
output voltage (VA1A2), line voltage (VTR) and line current (IT) 
are shown in Figs. 6(b) and 7(b). Moreover, Figs. 6(c), 6(d) and 
7(c), 7(d) show the three-phase line voltages and line currents, 
respectively. 
 
 
 
 
 
 
 
 
 
 
 
 
The total harmonic distortions (THD) of the line voltage and 
line current waveforms of the two cases above are shown in 
Figs. 8 and 9, respectively.  It can be observed that the change 
of the load PF from 0.8 lagging to unity does not influence the 
number of levels in the line voltage waveforms. However, the 
THD in the line voltage and line current waveforms is changed 
due to the change in the load PF. 
 
 
 
 
 
 
 
 
 
 
 
 
It is worth mentioning that the inductance of an inductive load 
acts as a line current harmonic filter [34] , consequently, the line 
current comprises less harmonics in the case of 0.8 lagging PF 
load as opposed to unity PF load. The THD of the line current 
waveforms is  less than 5% in both loading conditions, which 
satisfies the IEEE standard [35]. On the other hand, the value of 
voltage THD is less than the cascaded MLI proposed in [18-20, 
22]. The line voltage THD can be kept within acceptable limit, 
if a small filter is connected at the output terminals or through 
increasing the number of levels in the line voltages by 
cascading more half-bridge cells in each phase leg. 
 
 
Fig. 6 Different experimental results for phase leg-A with a load of nearly 
0.8 lagging power factor: (a) gate pulses in half-bridge and full bridge 
module at phase leg-A, (b) level and polarity generator output voltages 
along with the line voltage and line current for phase leg-A, (c) three 
phase line voltages and (d) three phase line currents. 
 
Fig. 7  Different experimental results for phase leg-A with a load of nearly 
unity power factor: (a) gate pulses in half-bridge and full bridge module at 
phase leg-A, (b) level and polarity generator output voltages along with the 
line voltage and line current for phase leg-A, (c) three phase line voltages 
and (d) three phase line currents. 
 
 
 
Fig. 8 THD results for nearly 0.8 lagging PF load: (a) THD for line voltage 
waveform, (b) THD for line current waveform 
 
 
 
Fig. 9 THD results for nearly unity PF load: (a) THD for line voltage 
waveform, (b) THD for line current waveform 
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Fig. 10 Simulation results for a dynamic change in the load from nearly unity 
PF (100.31∠4.49°Ω) to 0.8 lagging PF (127.13∠38.13°Ω): (a) level generator 
output voltage, (b) polarity generator output voltage (phase voltage) and (c) 
line voltage and line current 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
B. Case study 2: The performance of inverter under load 
dynamics 
Inverter output voltage and current waveforms are observed 
during load dynamic conditions. Fig. 10 shows the simulation 
results when a load of nearly unity power factor (100+j7.85Ω 
per phase leg) changed at t=0.0325s to 100+j78.5Ω per phase 
leg. It is assumed that this change lasts for a duration of 0.0175s 
after which the original load is retained.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Although a little distortion can be observed in the line voltage 
waveforms in Fig. 10(c) during the transition period, no effect 
is found on the level generator output voltages shown in Figs. 
10(a) and 10(b). Similar observation can be seen in Fig. 11 
when a load of 100+j40.82Ω per phase leg changes to 
100+j102.05Ω  per phase leg at t=0.0325s for a duration of 
0.0175s. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The performance of the proposed CMLI is also investigated 
with a change in the load magnitude with the same power factor. 
Fig. 12 shows the inverter line voltage and line current 
waveforms when the load is doubled (i.e. 40 +j31.42 Ω /phase 
leg to 80+j62.84 Ω /phase leg) at t=0.0325s for a duration of 
0.0175s. Same observations in the above two cases can be 
noticed in this case study as well.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
C. Case study 3: Impact of changing the carrier frequency on 
the inverter performance 
To assess the performance of the proposed inverter with high 
carrier frequency, the carrier frequency is increased from 4 kHz 
to 8 kHz. Fig. 13 shows the inverter’s output line voltages and 
line currents at 8 kHz carrier frequency and a load of 20+j15.7Ω 
/phase leg. In this case, the THD of the line voltage and line 
current waveforms is reduced from 15.6% and 1.37% in case of 
4 kHz carrier frequency to 9.55% and 0.81%; respectively in 
 
Fig. 11 Simulation results for a dynamic change in the load from nearly 0.9 
lagging PF (108.01∠22.21°Ω) to 0.7 lagging PF (142.88∠45.58°Ω): (a) level 
generator output voltage, (b) polarity generator output voltage (phase voltage) 
and (c) line voltage and line current 
 
 
Fig. 12 Simulation results for a dynamic change in the load magnitude with 
the same PF: (a) Line voltage, (b) Line current 
 
 
Fig. 13 Simulation results for carrier frequency of 8 kHz: (a) line voltages 
and currents, (b) line current THD, (c) line voltage THD 
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Fig. 16 PV application: (a) PV module output voltage, (b) proposed 
inverter output line voltage 
 
case of 8 kHz carrier frequency. 
 
 
 
 
 
 
 
 
 
 
 
The efficiency of the proposed inverter and the quality of the 
line voltage waveforms are evaluated in a wide range of carrier 
frequencies. Figs. 14(a) and 14(b) show the THD of the line 
voltage waveforms and inverter semiconductor efficiency for a 
set of carrier frequencies. While the quality of the line voltage 
waveforms is found better for higher carrier frequencies, 
semiconductor efficiency degrades with higher frequencies due 
to increased switching losses. 
 
 
 
 
 
 
 
 
 
 
A wide range of SPWM switching frequency (1 kHz to 12 
kHz) has been proposed in the literature for different multilevel 
inverters topologies [19, 22, 36, 37]. The optimum switching 
frequency is a trade-off between switching losses and the 
quality of the output voltage and hence the size of the system. 
According to Fig. 14(a), to maintain the efficiency of the 
proposed inverter at 97% or above, a carrier frequency of 4 kHz 
is considered. The efficiency will be reduced to 95.8% if a 
carrier frequency of 6 kHz is used. On the other hand, the line 
voltage THD corresponding to 4 kHz carrier frequency is 
15.6% while it slightly reduced to 13.14% with a carrier 
frequency of 6 kHz (Fig. 14(b)). Hence, for the proposed 
topology a carrier frequency of 4 kHz provides a satisfactory 
performance in terms of inverter efficiency and quality of the 
output waveforms. At this frequency, the THD in the line 
current was found to be 1.37% as per the above case studies. 
D. Case study 4: Impact of Modulation index 
Table 2 shows the inverter efficiency and the magnitudes of 
the inverter output line voltage and line current for different 
modulation indexes, Mi when the inverter is loaded by 
20+j15.7Ω in each phase leg and operated at a carrier frequency 
of 4 kHz. As can be seen from Table 2, the inverter efficiency 
significantly reduced when Mi  is less than 0.8. Table 2 also 
shows that while the magnitudes of the line voltage and line 
current increase with the increase of the modulation index, the 
THD in both waveforms is decreasing. 
 
 
 
 
 
 
 
 
 
 
 
E. Case study 5:  photovoltaic application 
As mentioned in section II, the input DC supplies can be 
obtained from photovoltaic output terminals or other renewable 
energy source. In this case study, the feasibility of the proposed 
inverter with PV system is assessed.  The performance of the 
proposed inverter is investigated by replacing the two input DC-
power supplies in Fig. 1 by two PV-modules. A block diagram 
of PV-array connected to the proposed CMLI in this paper is 
shown in Fig. 15. DC-DC converter is utilized to maintain the 
DC voltages v1 and v2  at constant levels as per the control 
approach proposed in  [5, 29]. It is assumed that a constant 
voltage control algorithm as presented in [5, 29] is utilized to 
maintain the PV-modules output voltage at 80 volts as shown 
in Fig. 16(a). With a load of 20+j15.7Ω, the MLI output line 
voltage waveforms are as shown in Fig. 16(b). The number of 
levels and the THD of the output line voltage waveforms 
remain unchanged in comparison to the output waveforms 
depicted in Case study 1.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
In addition to their application in PV power conversion, half-
bridge module based multilevel inverters have been also 
utilized for medium voltage and electric vehicle applications as 
reported in [18, 38]. It is expected that the topology proposed 
in this paper can also be utilized for the aforementioned 
applications and provide additional advantages, e.g. galvanic 
isolation and reduced input DC-voltage supplies. According to 
manufacturers’ data sheets [39], the utilized three-phase 
transformer is of high efficiency (up to 99%).  
 
Fig. 14 Effect of carrier frequency on (a) Semiconductor efficiency, (b) Line 
voltage THD 
 
TABLE 2 
INVERTER PERFORMANCE AT DIFFERENT MODULATION INDEX (BASED 
ON SIMULATION RESULTS) 
Modulation index 0.6 0.7 0.8 0.9 1 
Inverter efficiency (%)  76 80 94 95 97 
Peak line voltage (V)  190 200 210 250 270 
Peak line current (A) 3.3 3.54 3.8 4.6 5.2 
THDline voltage (%) 38.11 36.92 34 23.3 15.6 
THDline current (%) 3.62 2.51 2.14 1.53 1.37 
 
 
Fig. 15 Simplified block diagram for PV-application of the proposed 
CMLI 
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Hence, the overall efficiency of the proposed inverter will not 
be significantly affected in comparison with other existing half-
bridge based CMLI. Moreover, as this topology requires less 
number of power electronic devices in comparison to other 
cascaded topologies, the overall losses are expected to be 
decreased. 
V. COMPARISON WITH OTHER MLI TOPOLOGIES 
A. Comparison with conventional topologies  
Table 3 shows a general comparison between the proposed 
CMLI and conventional MLI i.e. diode clamped, flying 
capacitor and cascaded H-bridge (CHB) topologies with respect 
to the device count (as a function of the number of levels in the 
output voltage, m) and overall efficiency. In contrary with 
conventional MLI, Table 3 shows that the proposed CMLI does 
not require any diodes or capacitors, which is the main issue of 
conventional diode clamped and flying capacitor topologies 
[20]. The table also shows that the proposed topology requires 
3(m+3) switching devices while other topologies require 6(m-
1) switching devices. Hence, for any number of levels above 5, 
the proposed CMLI will require the least number of switching 
devices. Moreover, the proposed CMLI requires less number of 
DC-supplies than the CHB inverter. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 17 shows a comparison between the proposed inverter 
and conventional cascade H-bridge (CHB) inverter [42, 43] as 
a function of the number of levels m in the output voltage 
waveform. As shown in Fig. 17(a-c), the implementation of the 
proposed inverter calls for less number of power electronic 
switches, gate drive circuits and DC-supplies. Fig. 17(d) shows 
a cost comparison between the proposed CMLI and 
conventional CHB-based MLI to obtain 1.5kV (peak) in the line 
voltage. Cost estimation includes IGBT modules, gate drivers 
and full-bridge rectifiers and is based on 2017 market prices 
[44]. It is worth mentioning that a three phase transformer is an 
essential part in the conventional multilevel inverters for high-
power grid integration to provide the required galvanic isolation 
[28]. Hence, the isolation transformer in the proposed topology 
in this paper does not incur extra cost when the proposed 
cascaded inverter is utilized as a grid connected PV inverter. 
Fig. 17 shows that the proposed topology is a cost-effective 
choice when compared with the conventional CHB multilevel 
inverter topologies.   
B.  Comparison with other half-bridge based topologies  
The main emphasis of the proposed inverter aimed at 
maximizing the number of output voltage levels with reduced 
number of DC-voltage supplies by utilizing the symmetry 
properties. Therefore, it is essential to compare the proposed 
topology with other equivalent half-bridge based topologies 
reported in the literatures [18, 19, 22] to confirm its superiority. 
As summarized from Table 4, different aspects are taken into 
account to draw a sensible comparison, this includes: the  
number of half-bridge cells, total number of power electronic 
switching devices, gate drive circuits, number of DC-power 
supplies or DC-link capacitors, number of the attainable output 
voltage levels in the line voltages. As can be seen in Table 4, 
the proposed topology achieves higher number of output 
voltage levels by utilizing the same number of power electronic 
switching devices and gate drive circuits when compared with 
topologies proposed in [18, 19, 22]. 
Specifically, the topology proposed in [22], requires more 
than twice the number of total switching devices, gate drive 
circuits and DC-supplies for generating lower number of levels 
in the line voltage compared with the proposed topology in this 
paper. On the other hand, although the topology proposed in 
[18], requires less number of symmetric half-bridge cells, it 
only generates seven-levels in the output line voltage. The 
topology proposed in [18] would require seven symmetric half-
bridge modules in each phase leg to generate 13-level at the 
output line voltage, which is achieved in the proposed topology 
in this paper by only using 3 symmetric half-bridge modules. 
This means, 42-switching device along with 19 DC-power 
supplies will be required, if the topology proposed in [18], is 
extended to generate 13-levels in the line voltage.  
 
TABLE 3  
COMPARISON BETWEEN THE PROPOSED TOPOLOGY AND CONVENTIONAL MLI 
 Diode clamped Flying Capacitor CHB Proposed CMLI 
Number of clamping diodes [20] 3*(m-1)*(m-2) 0 0 0 
Number of clamping capacitors [20] 0 3(m-1)*(m-2)/2 0 0 
Number of voltage divider capacitors [20] 3*(m-1) 3*(m-1) 0 0 
Number of switching devices [20] 6*(m-1) 6*(m-1) 6*(m-1) 3*(m+3) 
Number of DC supplies [20] 1 1 3(m-1)/2 (m-1)/2 
Output Transformer [28] 1 1 1 1 
Inverter Efficiency [40] [41] [42] Up to 96% Up to 97% Up to 95% 97% 
 
 
 
               (a)             (b) 
 
                     (c)           (d) 
Fig. 17 Device counts and cost comparison with CHB: (a) number of 
switching devices, (b) number of gate drivers, (c) number of DC power 
supplies, (d) cost comparison per phase voltage level 
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Interestingly, the proposed cascaded multilevel inverter in this 
paper requires the lowest number of DC-supplies than any other 
topology presented in Table 4. 
VI. CONCLUSION 
This paper presents a new symmetrical multilevel inverter 
topology with two different stages. The proposed inverter 
requires less power electronic devices and features modularity, 
hence simple structure, less cost, and high scalability. The 
number of input DC-supplies for the proposed topology is 
found to be nearly 67% less than the similar symmetric half-
bridge topologies, which is a great achievement for industrial 
applications. This phenomenon will reduce the complexity of 
DC voltage management. As being a symmetric structure, all 
the switching devices experience same voltage stress, which is 
a very important factor for high voltage applications. The 
feasibility of the proposed inverter is confirmed through 
simulation and experimental analysis for different operating 
conditions. 
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